
471
[68] W. J. Dally and B. Towles, “Route packets, not wires: On-chip interconnection networks, ” in
Proceedings of Design Automation Conference (DAC) , 2001, pp. 683–689.
[69] A. Andriahantenaina and A. Greiner, “Micro-network for SoC: Implementation of a 32-port
SPIN network, ” i n Design Automation and Test in Europe Conference and Exhibition
(DATE) , March 2003, pp. 1128–1129.
[70] S.-J. Lee, S.-J. Song, K. Lee, J.-H. Woo, S.-E. Kim, B.-G. Nam and H.-J. Yoo, “An 800 MHz star-
connected on-chip network for application to systems on a chip, ” IEEE International Solid-
State Circuits Conference ...