
248 CHAPTER 6 Synthesis of On-Chip Communication Architectures
[83] A. Nalamalpu and W. Burleson, “Repeater insertion in deep sub-micron CMOS: Ramp-based
analytical model and placement sensitivity analysis, ” i n Proceedings of IEEE International
Symposium on Circuits and Systems (ISCAS) , 2000, pp. 766–769.
[84] S. Srinivasaraghavan and W. Burleson , “ Interconnect effort—A unifi cation of repeater inser-
tion and logical effort ,” IEEE Computer Society Annual Symposium on VLSI , 2003 , pp.
55 – 61 .
[85] L . P. P. P. van Ginneken ,