On-Chip Communication Architectures

59

included for every 8 bits of write data, to indicate which bytes of the data bus are

valid. This is useful for cases where there is a mismatch between the size of the

data being transferred and the data bus width. A separate write response channel

provides the slave a means to respond to write transactions. A write completion

signal occurs once for every burst (and not for every data transfer) to indicate the

status of the write at the slave. The fi ve separate channels provide implementation

fl exibility to a designer and can be implemented in any one of three ways:

1. Shared address bus and shared data buses (SASD): A single shared address ...