August 2006
Intermediate to advanced
344 pages
9h 2m
English
A variety of system topologies employ shared memories to pass large amounts of data between processors in the system. With their many buses and memory interfaces, Xtensa and Diamond processors support a variety of such topologies. Figure 5.8 shows two processors sharing memory over a common multimaster bus. This is a simple and often-used architectural approach. Xtensa and Diamond processor cores can share memory in this manner over their main PIF buses because the PIF is designed to be a multimaster bus.
Sharing memory over a processors’ ...
Read now
Unlock full access