Book description
“In this monumental new book, Tom Shanley pulls together 15 years of history of Intel’s mainline microprocessors, the most popular and important computer architecture in history. Shanley has a keen eye for the salient facts, and an outstanding sense for how to organize and display the material for easy accessibility by the reader. If you want to know what does this bit control, what does that feature do, and how did those instructions evolve through several generations of x86, this is the reference book for you. This is the book Intel should have written, but now they don’t have to.”
—Bob Colwell, Intel Fellow
The Unabridged Pentium 4 offers unparalleled coverage of Intel’s IA32 family of processors, from the 386 through the Pentium 4 and Pentium M processors. Unlike other texts, which address solely a hardware or software audience, this book serves as a comprehensive technical reference for both audiences. Inside, Tom Shanley covers not only the hardware design and software enhancements of Intel’s latest processors, he also explains the relationship between these hardware and software characteristics. As a result, readers will come away with a complete understanding of the processor’s internal architecture, the Front Side Bus (FSB), the processor’s relationship to the system, and the processor’s software architecture.
Essential topics covered include:
Goals of single-task and multi-task operating systems
The 386 processor—the baseline ancestor of the IA32 processor family
The 486 processor, including a cache primer
The Pentium processor
The P6 roadmap, P6 processor core, and P6 FSB
The Pentium Pro processor, including the Microcode Update feature
The Pentium II and the Pentium II Xeon and Celeron processors
The Pentium III and the Pentium III Xeon and Celeron processors
The Pentium 4 processor family
The Pentium M processor
Processor identification, System Management Mode, and the IO and Local APICs
An “at-a-glance” table of contents allows readers to quickly find topics ranging from 386 Demand Mode Paging to Pentium 4 CPU Arbitration.
The accompanying CD-ROM contains 16 extra chapters.
Whether you design software or hardware or are responsible for system maintenance or customer support, The Unabridged Pentium 4 will prove an invaluable reference to the world’s most widely used microprocessor chips.
MindShare’s PC System Architecture series is a crisply written and comprehensive set of guides to the most important PC hardware standards. Books in the series are intended for use by hardware and software designers, programmers, and support personnel.
One of the leading technical training companies in the hardware industry, MindShare, Inc., provides innovative courses for dozens of companies, including HP, AMD, IBM, and Compaq. Through these classes and by writing the highly regarded PC System Architecture Series for Addison-Wesley, MindShare trainers emphasize the relationships of hardware subsystems to each other as well as the relationship between software and hardware.
Table of contents
- Copyright
- At-a-Glance Table of Contents
- Figures
- Tables
- Acknowledgments
- About This Book
- Introduction
- Single-/MultiTask OS Background
-
The 386
- 386 Real Mode Operation
- Protected Mode Introduction
- Intro to Segmentation in Protected Mode
- Code Segments
- Data and Stack Segments
- Creating a Task
- Mechanics of a Task Switch
-
386 Demand Mode Paging
- Problem—Loading Entire Task into Memory is Wasteful
- Solution—Load Part and Keep Remainder on Disk
- Problem—Running Two (or more) DOS Programs
- Solution—Redirect Memory Accesses to Separate Memory Areas
- Global Solution—Map Linear Address to Disk Address or to a Different Physical Memory Address
- The Paging Unit Is the Translator
- Three Possible Page Lookup Methods
- IA32 Page Lookup Method
- Enabling Paging
- Page Directory and Page Tables
- Finding the Location of a Physical Page
- Eliminating the Directory Lookup
- Checking Page Access Permission
- Page Faults
- Usage of the Dirty and Accessed Bits
- Demand Mode Paging Evolution
- The Flat Model
-
Interrupts and Exceptions
- Special Note
- General
- Hardware Interrupts
- Software-Generated Exceptions
- Interrupt/Exception Priority
- Real Mode Interrupt/Exception Handling
- Protected Mode Interrupt/Exception Handling
- Interrupt/Exception Handling in VM86 Mode
- Exception Error Codes
- The Resume Flag Prevents Multiple Debug Exceptions
- Special Case—Interrupts Disabled While Updating SS:ESP
- Detailed Description of the Software Exceptions
-
Virtual 8086 Mode
- A Special Note
- DOS Application—Portrait of an Anarchist
- Solution—Set a Watchdog on the DOS Application
- The Virtual Machine Monitor (VMM)
- Entering or Reentering VM86 Mode
- An Interrupt or Exception Causes an Exit From VM86 Mode
- A Task Switch Causes an EFlags Update
- DOS Task's Memory Usage
- The Privilege Level of a VM86 Task
- Restricting IO Accesses
- IOPL-Sensitive Instructions
- Interrupt/Exception Generation and Handling
- Registers Accessible in Real/VM86 Mode
- Instructions Usable in Real/VM86 Mode
- VM86 Mode Evolution
- The Debug Registers
- 486
- Pentium®
- Intro to the P6 Core and FSB
-
Pentium® Pro Software Enhancements
- Pentium® Pro Software Enhancements
-
MicroCode Update Feature
- The Problem
- The Solution
- The Microcode Update Image
- Matching the Image to a Processor
- The Microcode Update Loader
- Updates in a Multiprocessor System
- The Image Management BIOS
- When Must the Image Upload Take Place?
- Determining if a New Update Supersedes a Previously-Loaded Update
- Effect of RESET# Or INIT# on a Previously-Loaded Update
-
Pentium® II
-
Pentium® II Hardware Overview
- The Pentium® Pro and Pentium® II: Same CPU, Different Package
- Dual-Independent Bus Architecture (DIBA)
- IOQ Depth
- Pentium® Pro/Pentium® II Differences
- One Product Yields Three Product Lines
- The Pentium® II/Xeon/Celeron Roadmap
- The Cartridge
- The Core
- The FSB and BSB
- The Introduction of the Celeron
- Miscellaneous Hardware Stuff
- Pentium® II Power Management Features
- Pentium® II Software Enhancements
- Pentium® II Xeon Features
-
Pentium® II Hardware Overview
- Pentium® III
-
Pentium® 4
- Pentium® 4 Road Map
- Pentium® 4 System Overview
-
Pentium® 4 Processor Overview
- The Pentium® 4 Processor Family
- Pentium® III/Pentium® 4 Differences
- Pentium® 4/Pentium® 4 Prescott Differences
- Pentium® 4 Processor Basic Organization
- The FSB is Tuned for Multiprocessing
- Intro to the FSB Enhancements
- IA Instructions Vary in Length and Are Complex
- The Trace Cache
- There Are Two Pipeline Sections
- The μop Pipeline
- The IA32 Data Register Set Was Small
- Speculative Execution
-
Pentium® 4 PowerOn Configuration
- Configuration on Trailing-Edge of Reset
- Setup and Hold Time Requirements
- Built-In Self-Test (BIST) Trigger
- Assignment of IDs to the Processor
- Error Observation Options
- In-Order Queue Depth Selection
- Power-On Restart Address
- Tri-State Mode
- Processor Core Speed Selection
- Bus Parking Option
- Hyper-Threading Option
- Program-Accessible Startup Features
- Pentium® 4 Processor Startup
- Pentium® 4 Core Description
-
Hyper-Threading
- General
- Background
- The HT Approach
- Overview of HT Resource Usage
- HT and the Data TLB
- HT and the FSB
- The IOQ Depth Was Increased
- HT Performance Issues
- HT and Serializing Instructions
- HT and the Microcode Update Feature
- HT Cache-Related Issues
- HT and the TLBs
- HT and the Thermal Monitor Feature
- HT and External Pin Usage
- The Pentium® 4 Caches
- Pentium® 4 Handling of Loads and Stores
-
The Pentium® 4 Prescott
- Introduction
- Increased Pipeline Depth
- Trace Cache Improvements
- Increased Number of WCBs
- L1 Data Cache Changes
- Increased L2 Cache Size
- Enhanced Branch Prediction
- Store Forwarding Improved
- SSE3 Instruction Set
- Increased Elimination of Dependencies
- Enhanced Shifter/Rotator
- Integer Multiply Enhanced
- Scheduler Enhancements
- Fixed the MXCSR Serialization Problem
- Data Prefetch Instruction Execution Enhanced
- Improved the Hardware Data Prefetcher
- Hyper-Threading Improved
- Pentium® 4 FSB Electrical Characteristics
- Intro to the Pentium® 4 FSB
- Pentium® 4 CPU Arbitration
- Pentium® 4 Priority Agent Arbitration
- Pentium® 4 Locked Transaction Series
- Pentium® 4 FSB Blocking
- Pentium® 4 FSB Request Phase
- Pentium® 4 FSB Snoop Phase
-
Pentium® 4 FSB Response and Data Phases
- A Note on Deferred Transactions
- The Purpose of the Response Phase
- The Response Phase Signal Group
- The Response Phase Start Point
- The Response Phase End Point
- The Response Types
- The Response Phase May Complete a Transaction
- The Data Phase Signal Group
- Five Example Scenarios
- Data Phase Wait States
- The Response Phase Parity
- Data Bus Parity
- Pentium® 4 FSB Transaction Deferral
- Pentium® 4 FSB IO Transactions
- Pentium® 4 FSB Central Agent Transactions
- Pentium® 4 FSB Miscellaneous Signals
-
Pentium® 4 Software Enhancements
- The Foundation
- Miscellaneous New Instructions
- Enhanced CPUID Instruction
- The SSE2 Instruction Set
- The SSE3 Instruction Set
- Local APIC Enhancements
- The Thermal Monitoring Facilities
- FPU Enhancement
- The MSRs
- The Machine Check Architecture
- Last Branch, Interrupt, and Exception Recording
- The Debug Store (DS) Mechanism
- New Exceptions
- The Performance Monitoring Facility
- Pentium® 4 Xeon Features
-
Pentium® M
-
Pentium® M Processor
- Background
- The Pentium® M and Centrino
- Characteristics Overview
- The FSB Characteristics
- Enhanced Power Management Characteristics
- Three Different Packaging Models
- Improved Thermal Monitor Mode
- Enhanced Branch Prediction
- μop Fusion
- Advanced Stack Management
- Miscellaneous
- The Data Cache and Hyper-Threading
- The Next Pentium® M
-
Pentium® M Processor
-
Additional Topics
- CPU Identification
-
System Management Mode (SMM)
- What Falls Under the Heading of System Management?
- The Genesis of SMM
- SMM Has Its Own Private Memory Space
- The Basic Elements of SMM
- A Very Simple Example Scenario
- How the Processor Knows the SM Memory Start Address
- Protected Mode, Paging and PAE-36 Mode Are Disabled
- The Organization of SM RAM
- Entering SMM
- Exiting SMM
- Caching from SM Memory
- Setting Up the SMI Handler in SM Memory
- Relocating the SM RAM Base Address
- SMM in an MP System
-
The Local and IO APICs
- Before the Advent of the APIC
- MP Systems Need a Better Interrupt Distribution Mechanism
- A Short History of the APIC
- Detecting the Presence and Version of the Local APIC
- Enabling/Disabling the Local APIC
- Local Cluster and APIC ID Assignment
- An Introduction to the Interrupt Sources
- Introduction to Interrupt Priority
- An Intro to Edge-Triggered Interrupts
- An Intro to Level-Sensitive Interrupts
- The Local APIC Register Set
- Locally Generated Interrupts
- Task and Processor Priority
- Interrupt Messages
- The IO APIC
- Message Signaled Interrupts (MSI)
- Message Format
- The Spurious Interrupt Vector
- The Agents in an Interrupt Message Transaction
- BSP Selection Process
- The APIC, the MPS and ACPI
- Acronyms
- CD-ROM Warranty
- Index
Product information
- Title: The Unabridged Pentium 4 IA32 Processor Genealogy
- Author(s):
- Release date: July 2004
- Publisher(s): Addison-Wesley Professional
- ISBN: 9780321246561
You might also like
book
Apple Pro Training Series: Logic Pro 9 and Logic Express 9
Completely revised and updated for Logic Pro 9 and Logic Express 9, this Apple-certified guide shows …
book
Advances in Computers
Since its first volume in 1960, Advances in Computers has presented detailed coverage of innovations in …
book
Minding the Machines: Preventing Technological Disasters
Praise from readers "A superb book on how to prevent and minimize technological disasters." —P. Roy …
book
Microprocessor 4
Since its commercialization in 1971, the microprocessor, a modern and integrated form of the central processing …