PAT Feature (Page Attribute Table)
What's the Problem?
As previously discussed in “MTRRs Added” on page 572, it is imperative that the processor core know the proper way to behave when performing a memory access within any given region of memory space. The BIOS can program the memory type for each memory range into the MTTRs at startup time.
When the OS sets up the Page Directory and the Page Tables associated with each task, it uses the PCD and PWT bits in each PDE and PTE to define the memory type for the page of memory space:
In the PTE that defines the mapping of a 4KB memory page, the PCD and PWT bits are used to define the page's memory type.
In a PDE that defines the mapping of a 4MB memory page, the PCD and PWT bits are used to define ...
Get The Unabridged Pentium 4 IA32 Processor Genealogy now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.
