Skip to Main Content
Engineering Digital Design
book

Engineering Digital Design

by Richard F. Tinder
January 2000
Intermediate to advanced content levelIntermediate to advanced
884 pages
29h 39m
English
Academic Press
Content preview from Engineering Digital Design
362 CHAPTER 8 / ARITHMETIC DEVICES AND ARITHMETIC LOGIC UNITS (ALUs)
FIGURE 8.31
EV K-maps and minimum cover for carry propagate (P) and carry generate (G) parameters given in
Fig. 8.30.
capability. Here, the C
out
functions of Fig. 8.26 are replaced with those for carry propagate,
P, and carry generate, G, which are derived from Eqs. (8.2) and (8.7). Logic 0’s are placed
in the P and G columns for the logic operations to indicate false carry rejection, as was
done in the operation table of Fig. 8.26.
The design of the 1-bit slice ALU of Fig. 8.30 continues by plotting the P and G outputs in
second-order K-maps as was the case for C
out
in Fig. 8.27d.
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Top-Down Digital VLSI Design

Top-Down Digital VLSI Design

Hubert Kaeslin
Engineering Physics

Engineering Physics

S. Mani Naidu
Analog Integrated Circuit Design, 2nd Edition

Analog Integrated Circuit Design, 2nd Edition

Tony Chan Carusone, David A. Johns, Kenneth W. Martin
Analog Circuit Design Volume Three

Analog Circuit Design Volume Three

Bob Dobkin, John Hamburger

Publisher Resources

ISBN: 9780126912951