Skip to Content
Engineering Digital Design
book

Engineering Digital Design

by Richard F. Tinder
January 2000
Intermediate to advanced content levelIntermediate to advanced
884 pages
29h 39m
English
Academic Press
Content preview from Engineering Digital Design
8.9 DUAL-RAIL SYSTEMS AND ALUs WITH COMPLETION SIGNALS 379
FIGURE 8.47
The J th 1-bit arithmetic module for a PALU with completion signal and CLA capability according to
Eqs. (8.29) and (8.30). (a) Logic circuit showing carry propagate, and dual-rail carry generate, carry
inputs and result signals. (b) Block circuit symbol for the logic circuit in (a). (c) Completion/result
logic circuit for combined logic and arithmetic modules.
The PALU can be completed by combining the logic module in Fig. 8.42 with the arith-
metic module of Fig. 8.47. This requires that the completion signals from the logic module,
T
1
and T
0
, be combined with the completion/result ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

The Electrical Engineering Handbook

The Electrical Engineering Handbook

Wai Kai Chen
Analog Integrated Circuit Design, 2nd Edition

Analog Integrated Circuit Design, 2nd Edition

Tony Chan Carusone, David A. Johns, Kenneth W. Martin

Publisher Resources

ISBN: 9780126912951